- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I instantiated a DDR2 core with DDR2 SDRAM Controller v8.0, and enabled the "Memory device DLL enable". The generated DDR2 core has the input port named dqs_delay_ctrl[5..0] and output port named "stratix_dll_control". But in the summary of Analysis & Synthesis, it reported that the total DLLs was 0. Why does it happen? Thanks!Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
you need to instantiate the dll, those ports are for it and should be connected.
That said, i would move to the newer HP DDR core, where this would not be an issue. --dalon- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The "Memory device DLL enable" signal has nothing to do with those ports. That checkbox is to instruct the controller the enable the DLL on the SDRAM chip itself.
The fact that you have those dqs_delay_ctrl ports indicates that you also checked the "Instantiate DLL externally" checkbox in the core. You should only do this if you want manual control over the DQS delay. Edit your core and uncheck the "Instantiate DLL externally" checkbox. Jake- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
By the way, leave the "Memory device DLL enable" box checked.
Jake- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for your replys.
I have been living without net for a long time.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page