FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Question about DLL

Altera_Forum
Honored Contributor II
1,321 Views

Hi,  

 

I instantiated a DDR2 core with DDR2 SDRAM Controller v8.0, and enabled the "Memory device DLL enable". The generated DDR2 core has the input port named dqs_delay_ctrl[5..0] and output port named "stratix_dll_control". But in the summary of Analysis & Synthesis, it reported that the total DLLs was 0. Why does it happen? 

 

Thanks!
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
591 Views

you need to instantiate the dll, those ports are for it and should be connected. 

 

That said, i would move to the newer HP DDR core, where this would not be an issue. 

 

--dalon
0 Kudos
Altera_Forum
Honored Contributor II
591 Views

The "Memory device DLL enable" signal has nothing to do with those ports. That checkbox is to instruct the controller the enable the DLL on the SDRAM chip itself.  

 

The fact that you have those dqs_delay_ctrl ports indicates that you also checked the "Instantiate DLL externally" checkbox in the core. You should only do this if you want manual control over the DQS delay. Edit your core and uncheck the "Instantiate DLL externally" checkbox. 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
591 Views

By the way, leave the "Memory device DLL enable" box checked. 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
591 Views

Thank you for your replys. 

 

I have been living without net for a long time.
0 Kudos
Reply