FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Question about UniPHY with DDR2

XQSHEN
Novice
392 Views

1) avl_size only has 3 bits, how to set burstcount = 8?

2) during ddr2 simulation using intel model, there are two many avl_ready = 0 even I set avl_size = 3'd4;

It significantly impact the data transfer efficiency. How to improve it?

0 Kudos
1 Solution
ybin
Employee
374 Views

Hello,

avl_size is generated according to the maximum AVMM burst length, the default length is 4, this is why you will find the signal is only 3bits. You can enlarge burst length is you want to improve efficiency of controller.

ybin_0-1594694299525.png

 

View solution in original post

5 Replies
ybin
Employee
375 Views

Hello,

avl_size is generated according to the maximum AVMM burst length, the default length is 4, this is why you will find the signal is only 3bits. You can enlarge burst length is you want to improve efficiency of controller.

ybin_0-1594694299525.png

 

XQSHEN
Novice
367 Views

Should that setting impact the burst length of below?

1.JPG

ybin
Employee
364 Views

The setting you mentioned doesn't impact avl_size, but it can impact efficiency, the default value is 8, no need to modify it. You can just modify maximum AVMM burst length value.

XQSHEN
Novice
339 Views

Thanks, it's clear now. You can close this topic.

ybin
Employee
330 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Reply