FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

Question on niosII UDPoffload reference design

Altera_Forum
Honored Contributor II
‎11-01-2010 10:35 PM
1,002 Views

Hi all, 

 

Currently I am running NiosII UDP Offload reference design from (http://www.alterawiki.com/wiki/nios_ii_udp_offload_example). I believe during initialization, both MAC registers and PHY registers should be configured from NiosII. Can anybody tell me where are the piece of codes that perform these initialization? 

 

Thanks!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-02-2010 11:53 AM
302 Views

It is done in the TSE Interniche driver. You can find it at: 

<quartus install dir>\ip\altera\triple_speed_ethernet\lib\sopc_builder\altera_triple_speed_ethernet\UCOSII\src\iniche
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-02-2010 02:15 PM
302 Views

Thanks, Dai!

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.