FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

Question on niosII UDPoffload reference design

Altera_Forum
Honored Contributor II
771 Views

Hi all, 

 

Currently I am running NiosII UDP Offload reference design from (http://www.alterawiki.com/wiki/nios_ii_udp_offload_example). I believe during initialization, both MAC registers and PHY registers should be configured from NiosII. Can anybody tell me where are the piece of codes that perform these initialization? 

 

Thanks!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
71 Views

It is done in the TSE Interniche driver. You can find it at: 

<quartus install dir>\ip\altera\triple_speed_ethernet\lib\sopc_builder\altera_triple_speed_ethernet\UCOSII\src\iniche
Altera_Forum
Honored Contributor II
71 Views

Thanks, Dai!

Reply