FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

RLDRAM II in Stratix IV

Altera_Forum
Honored Contributor II
796 Views

Hi, everyone, 

 

I have a question about rldram ii controller in Stratix IV. 

 

Now, our device connect two rldram ii on the single board, I generated two rldram ii ip core in the device, but only one can normally run, another even caliburation fail and can`t initial down. 

 

But, when I separately gen one core in the device to test the memory on the board, they all can work.:confused: 

 

I didn`t share the pll/dll, and used itselves constraint files. 

 

If someone knows something about it, please help me :)
0 Kudos
0 Replies
Reply