error with(hpc) DQ pin while compilation(fitter)

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

error with(hpc) DQ pin while compilation(fitter)

1,015 Views

Hi,

I am using quartus ii 9.0. I have instantiated ddr2 hpc and i am using native interface. when i compile the design i am getting the error as

Error: Can't place DQ I/O Pin " ddr_dq[7]" in location PIN_E6--can't place the associated DQS I/O pin "ddr_dqs[0]" in location that feeds this location.

And I am using startix ii FPGA.

Regards

Aravind

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.