FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Ram memory read 2 cycle delay

Altera_Forum
Honored Contributor II
950 Views

I use Memory compiler in MeagWizard to generate 1-port Ram. 

 

but there are both one register at input and output, this make read delay 2 cycle. 

 

I want to know if there is anyway to make Ram read delay only one cycle 

 

just like ASIC memory or something did I miss ? 

 

device: cyclone V E (DE0) 

 

software: 11.1sp2
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
88 Views

On the latter pages, there should be option to disable registered outputs.

Altera_Forum
Honored Contributor II
88 Views

 

--- Quote Start ---  

On the latter pages, there should be option to disable registered outputs. 

--- Quote End ---  

 

 

omg haha thanks 

 

I knew that I must be missing something :p
Reply