- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I use Memory compiler in MeagWizard to generate 1-port Ram.
but there are both one register at input and output, this make read delay 2 cycle. I want to know if there is anyway to make Ram read delay only one cycle just like ASIC memory or something did I miss ? device: cyclone V E (DE0) software: 11.1sp2Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
On the latter pages, there should be option to disable registered outputs.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page