- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm using a DDR2 HPC 10.1 in a Stratix IV and allowing the controller to handle the refresh. In testing the FPGA, I'm getting intermittent errors in the read data coming from the controller when there's a local_refresh_acq within about 30 clock cycles of the read request. I can't say for sure that the refresh is causing the problem. Would I be better off implementing a user-controlled refresh in my design to make sure the refresh is not a problem?
ThanksLink Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page