FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5986 Discussions

Refresh w/ DDR2 HPC 10.1

Honored Contributor II

I'm using a DDR2 HPC 10.1 in a Stratix IV and allowing the controller to handle the refresh. In testing the FPGA, I'm getting intermittent errors in the read data coming from the controller when there's a local_refresh_acq within about 30 clock cycles of the read request. I can't say for sure that the refresh is causing the problem. Would I be better off implementing a user-controlled refresh in my design to make sure the refresh is not a problem? 


0 Kudos
0 Replies