Refresh w/ DDR2 HPC 10.1

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Refresh w/ DDR2 HPC 10.1

856 Views

I'm using a DDR2 HPC 10.1 in a Stratix IV and allowing the controller to handle the refresh. In testing the FPGA, I'm getting intermittent errors in the read data coming from the controller when there's a local_refresh_acq within about 30 clock cycles of the read request. I can't say for sure that the refresh is causing the problem. Would I be better off implementing a user-controlled refresh in my design to make sure the refresh is not a problem?

Thanks

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.