FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Regarding building a Qsys component.

Altera_Forum
Honored Contributor II
779 Views

Hello, I am new to fpga programming and i am stuck at a point while converting my Verilog HDL code into a Qsys/SOPC component. 

The verilog description is an interface for P30 flash on Cyclone III board which implements March Algorithm to test the flash memory. It starts the test when switch is pressed.  

I want make an SOPC/Qsys component to implement the same but can be incorporated in any design such that when the switch is pushed, SOPC system aborts it normal functionality and enters the flash test mode. 

 

I am confused about how to send the interrupt to bring the SOPC system into test mode when switch is pressed.
0 Kudos
0 Replies
Reply