FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Registers

Altera_Forum
Honored Contributor II
‎04-09-2016 11:48 AM
1,354 Views

Hi, 

 

I implemented a algorithm using DSP Builder and it has some interactions and acculumators. It needs to wait some time to continue processing by another part of algorithm. 

 

I need some variable or register to store this value. I try to use a DRAM, but it need to treat times of read/write. 

 

Please, can I used one more simple block or another solution to this? 

 

Thanks. 

Oswaldo Fratini Filho
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-09-2016 04:34 PM
465 Views

Use a template in the quartus editor if you only need a few registers. The compiler will convert this to either use LUTs or on chip memory based on size and number of ports.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.