FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Reset signal for blocks in DSPBuilder model

Honored Contributor II

Hello everyone, 


I have some flip flops in my DSPBuilder design and want to reset them, when a global reset occurs. E.g. if I compile and run a software project for NIOS out of Eclipse SBT, I want that every time I start the program, the flip flops are resetted. 


I tried different ways already: 

- connecting the Global Reset (SCLR) block with the aclrn port of the flipflops --> I see that SCLR is active high and aclrn is active low, but negating SCLR didn't help 

- using the aclr signal of the clock-block of the model (was set to active low in the option dialog) 


I realized that there are different ways (synchronous, asynchronous, active-low, active-high). Right now either the flipflops are resetted the whole time or they aren't resetted at all. 


Where and what are the necessary options to make it work like described in the very first section. 



0 Kudos
0 Replies