FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

SDI II receiver implementation problem

Altera_Forum
Honored Contributor II
862 Views

Hello and good year, 

 

I would like to implement a SDI II (v14.0) receiver on my cyclone V (5CSXFC5C6U23I7), but when i compile I got this error : 

 

Error: The pin driving the input 'DATAIN' of node 'SDI2_receiver:SDI_receiv_inst|SDI2_receiver_0002:sdi2_receiver_inst|altera_xcvr_native_av:u_phy|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf' must have a fanout of 1. 

Info: No legal values found 

 

I suspect a bad pin assignment for the SDI Rx input but I don't know why. I implement a SDI Transmitter the same way but it work well. 

Do you have any ideas to solve my problem ? 

 

Thanks a lot !
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
93 Views

Hi, 

 

Have you imported pin assignment from other project?I am seeing few unwanted signal in pin planner. 

Try by removing unwanted assignment or by manual assign and check.  

 

I have tried to compile project it was successful.(with fitter default pin assignments). 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)https://www.alteraforum.com/forum/attachment.php?attachmentid=14618 https://www.alteraforum.com/forum/attachment.php?attachmentid=14619
Altera_Forum
Honored Contributor II
93 Views

Thanks for your reply, the problem was that I connected Signal Tap directly to SDI_RX...

Reply