FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5878 Discussions

SDI Megacore refclk_rate

Altera_Forum
Honored Contributor II
777 Views

In the v11 SDI userguide it describes the new signal refclk_rate with the following: 

 

refclk_rate : Input : Set input 0 for a 148.35-MHz RX serial reference clock and input 1 

for 148.35-MHz RX serial reference clock. 

 

Ok, so what do I set it to for 148.5MHZ ref clock?:confused: 

 

Cheers, 

Simon
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
99 Views

i filed an SR on this: 

 

Below statement is the corrected one. 

Set input 0 for a 148.35-MHz RX serial reference clock and input 1 for 148.5-MHz RX serial reference clock.
Altera_Forum
Honored Contributor II
99 Views

Thanks! That seems to work.

Reply