FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

SDI megacore Video Format register

Honored Contributor II

Curious discovery in SDIv11.0 cores: 

The video format register for the SDI receiver uses 4 bits for frame rate, 1 bit for progressive and 3 bits for "format". 

The video status register on the Audio Embedder use 4 bits for frame rate, 1 bit for progressive and 3 bits for "structure". 

So at that level they look the same, but the detail is completely different! The frame rate bits mean different things in the two registers and the format bits are different. The SDI receiver just has "SD" and doesn't distinguish between PAL and NTSC whereas the Embedder does. 


Just seems very strange that they are using different code to do exactly the same task, and so end up doing it very differently. The embedder seems to do a better job, it would seem, though I've not managed to test things fully yet.
0 Kudos
0 Replies