SRAM ECC : single bit error in 7 bits ECC not detected, cyclone V FPGA.

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

SRAM ECC : single bit error in 7 bits ECC not detected, cyclone V FPGA.

988 Views

i have a test to check single bit ECC error detection and correction in SRAM IP. i inject error during write into memory (via encoder logic) and detection shall happen on the read form memory (via decoder logic).

but when i inject single bit error on 7 bit ECC and read the data, i do not see single bit error getting detected.

Has anyone seen this issue?

Cyclone V FPGA :device : 5CGTFD9E5F35C7

Quartus 14.1 version

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.