FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

SRAM ECC : single bit error in 7 bits ECC not detected, cyclone V FPGA.

Altera_Forum
Honored Contributor II
825 Views

i have a test to check single bit ECC error detection and correction in SRAM IP. i inject error during write into memory (via encoder logic) and detection shall happen on the read form memory (via decoder logic). 

 

but when i inject single bit error on 7 bit ECC and read the data, i do not see single bit error getting detected. 

Has anyone seen this issue? 

Cyclone V FPGA :device : 5CGTFD9E5F35C7 

Quartus 14.1 version
0 Kudos
0 Replies
Reply