FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

Sample rate problem with Output Block of DSP Builder

Altera_Forum
Honored Contributor II
840 Views

Hello  

 

I have a sample rate problem with the Input or Output Block (sInOut S-function block) when I try to simulate my model in Matlab. 

 

After this kind of block, it is always convert the sample rate of my signal to 1 second.  

 

Here an example of my problem : 

 

Here a part of my model, a put two scope : scope2 with an audio signal and scope1 with the signal after the Output Block. 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=9844&stc=1  

An image of the Scope 2 with the Audio signal : 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=9845&stc=1  

 

An image of the Scope 1 whith the signal after the Output Block. 

http://www.alteraforum.com/forum/attachment.php?attachmentid=9846&stc=1  

 

As you can see, the sample rate was shrink to 1 second so I miss all the details of my signal.  

 

How can I fix it ? 

 

Thanks a lot for your help, I've working for hours on this problem.  

 

I send you my entire project attached to this post. 

 

Yann
0 Kudos
0 Replies
Reply