FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6421 Discussions

Simulation of Unified FFT in Questa

David32
New Contributor I
739 Views

Hi

I generated a simple FFT (4k points, streaming) in Quartus 22.4 and also generated the test-bench from within the Platform Designer.

From within Questa 2022.1 I ran according to instructions, i.e.:

1. cd to mentor directory

2. do msim_setup.tcl

3. set my top level

4. com

5. elab

All the above complete with no errors (a few warning about Port type incompatible with port 'clk')

However, no OBJECTS are listed for the testbench module or for the model instance.

If I drill down deeper into the various components then objects are visible.

See the attached screen shots and transcript.

Would appreciate any help.

Thanks

0 Kudos
1 Solution
David32
New Contributor I
692 Views

I seem to have solved this by issuing the ld_debug command instead of com/elab.

This apparently adds to no-optimize flag.

david

View solution in original post

0 Kudos
2 Replies
David32
New Contributor I
693 Views

I seem to have solved this by issuing the ld_debug command instead of com/elab.

This apparently adds to no-optimize flag.

david

0 Kudos
Kshitij_Intel
Employee
640 Views

Hi David,


I’m glad that your issue has been resolved, I now transition this thread to community support. If you have a new question, Please login to ‘ https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you

Kshitij Goel


0 Kudos
Reply