FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Simulation of system with custom component

Altera_Forum
Honored Contributor II
980 Views

Hi, 

 

I am trying to debug my ip by simulating its behavior in full system via modelsim. My ip acts like a memory controller : receives read/write requests from processor and delivers them to on-chip memory. Problem is that when i try to simulate system with custom component , on-chip memory does not get initialized. I have already enabled manual selection of initialization file in qsys but it did not resolve the problem. Does anyone have an idea about what should i do? 

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
271 Views

Did modelsim give you a warning message about not being able to find the initialization file? If so, try copying the initialization file to the modelsim working directory and try again. 

 

You can also always fall back to the "mem load" command.
0 Kudos
Altera_Forum
Honored Contributor II
271 Views

Thanks for your answer , i solved problem by making my IP transparent to memory by setting property s0 bridgestomaster m0 in .tcl file.

0 Kudos
Reply