DDR3 verification failed on Stratix4 Development Board

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR3 verification failed on Stratix4 Development Board

942 Views

Hi ,

I generated my system consisting of ddr3 controller and nios2 processor according to this tutorial (http://www.alterawiki.com/wiki/design_example_-_stratix_iv_ddr3_sdram_uniphy_400mhz_x8) ( but without on-chip memory used in tutorial ) . Qsys successfully generates system and i am able to program my Stratix 4 . But when i try to run c++ application on nios2 hardware , eclipse fails while verifying contents of DDR3 memory. I have already double checked clock and reset connections , pin assignments but problem is still present. Does anyone have idea what i may be doing wrong?

Regards

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.