FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Simulation time in DSP builder for 512 by 512 image

Altera_Forum
Honored Contributor II
1,598 Views

If i take 512 by 512 image as input in DSP builder then what simulation time i should chose? and what should be the sample time of the image?

0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
842 Views

An image doesnt have a sample time. 

Simulation time should be enough to cover the simulation.
0 Kudos
Altera_Forum
Honored Contributor II
842 Views

I have block "Image from file" where i have brows an image of 512 by 512 in that case what should be the sample time of the block plz help me..

0 Kudos
Altera_Forum
Honored Contributor II
842 Views

"Image from file" this block in Simulink blokset..........

0 Kudos
Altera_Forum
Honored Contributor II
842 Views

Post your project 

What do you have to do with image?
0 Kudos
Altera_Forum
Honored Contributor II
842 Views

I have to take convolution of an image with Gaussian filter...........Should i have to add a clock in my design??

0 Kudos
Altera_Forum
Honored Contributor II
842 Views

Always best to have a clock block in DSP Builder Standard.  

From what I can make out from the small image, this design would suit the Advanced Block-set well, which will automatically pipeline you design and split adders as necessary to achieve the desired Fmax.
0 Kudos
Altera_Forum
Honored Contributor II
842 Views

Yes, the DSP builder advanced blockset will assert just right amount of register to achieve the FMAX, but the design flow has a lot difference with the standard blackest.

0 Kudos
Reply