Stratix V Native Phy PMA Direct

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Stratix V Native Phy PMA Direct

867 Views

Hello,

I want to use Stratix V Transceiver Native Phy Ip core on PMA Direct mode width 32 bits.

I generated core, and created a model on Modelsim.

Core data bus provides 32 bits.

What should I do with this data?

Following standard 802.3 clause 49, I have to collect blocks of 66 bits and allocate "sync header".

Is it correctly for this Altera comonent?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.