FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6019 Discussions

Stratix V Native Phy PMA Direct

Altera_Forum
Honored Contributor II
804 Views

Hello, 

I want to use Stratix V Transceiver Native Phy Ip core on PMA Direct mode width 32 bits.  

I generated core, and created a model on Modelsim. 

Core data bus provides 32 bits. 

What should I do with this data?  

Following standard 802.3 clause 49, I have to collect blocks of 66 bits and allocate "sync header".  

Is it correctly for this Altera comonent?
0 Kudos
0 Replies
Reply