FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Support for mSGDMA

Prashanth2699
Beginner
477 Views

Hi,

 

I'm trying to do an Avalon-st to Avalon-mm transfer using mSGDMA. The streaming source is ethernet and the memory is on-chip memory. Which all registers of the mSGDMA have to be configured? Is only CSR config enough? can someone guide me?

 

Thanks,

Prashanth

0 Kudos
1 Solution
3 Replies
ZiYing_Intel
Employee
456 Views

Hi Prashanth2699,


Thanks for submitting the issue.

Please do allow me have some time to look into the issue.


Best regards,

Zi Ying


0 Kudos
ZiYing_Intel
Employee
451 Views
0 Kudos
ZiYing_Intel
Employee
407 Views

Hi Prashanth,


Since I have addressed your question and no hear feedback from you, I am now close the case. If you have any question after the case closed, please do feel free to submit another issue.


Best regards,

Zi Ying


0 Kudos
Reply