FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

TSE IP usage

Altera_Forum
Honored Contributor II
‎09-21-2015 05:30 AM
1,147 Views

1. i want to use TSE for my design.i am using Quartusii version15 on which i found that the Ip core can be accessed in two ways. first one is by adding the IP from IP catalog on the right side of the tool. another method is to use qsys. what is the basic difference between the two? which one should i use since i am new to this tool? 

2. will TSE fit in max10 FPGA 16K version????
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-21-2015 06:24 AM
261 Views

I think either Qsys or IP Catalog to used would be dependent on your target implemention and which environment that you are familiar with. For me, I generally use IP Catalog and then add the module into my RTL since I am not familiar with Qsys.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-22-2015 01:32 AM
261 Views

I'd recommend using QSYS if you are doing a NIOS design. Otherwise just use the IP catalog.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.