FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5987 Discussions

The data rate of AUX in DisplayPort IP

SYang9
Partner
177 Views

Dear Sir,

 about the DisplayPort RX, can we get the information of Package error or Bit error? Could you share how to checks SI from Intel?

Regards

Sam

0 Kudos
1 Reply
Deshi_Intel
Moderator
162 Views

HI,


If you are using DisplayPort example design, then we do have debug capability to print out MSA log that contains bit error rate for each data channel.


Steps to enable the MSA log dump is below

  • goto DP example design software folder, look for config.h
  • Ensure below parameter is set to 1 
  • #define BITEC_STATUS_DEBUG     1 // Set to 1 to enable MSA and link status monitoring 
  • Program design sof file
  • Open NIOSII shell terminal
  • type nios2-terminal
  • press "s" keyboard key
  • It will print out MSA log


Thanks.


Regards,

dlim


Reply