FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6424 Discussions

The output signal din_ready from the model cpr

Altera_Forum
Honored Contributor II
989 Views

The model is from the image and video processing IP. When I run the simulation, it display as follows for din_ready. 

 

https://alteraforum.com/forum/attachment.php?attachmentid=14110&stc=1  

 

I don't known the reason for the din_ready gi low, is ut whether the input sop and valid problem, thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
257 Views

Hi Jiangsuren,  

 

The din_ready signal is a backpressure signal, it is normal to goes low whenever the IP is unable to receive more data. But it is abnormal if this signal keep de-asserted. If this is the case, you may also check whether the dout_signal also de-asserted because the problem may cause by downstream component.  

 

 

Best Regards, 

Terence 

 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Reply