FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

The output signal din_ready from the model cpr

Altera_Forum
Honored Contributor II
‎09-09-2017 02:16 PM
928 Views

The model is from the image and video processing IP. When I run the simulation, it display as follows for din_ready. 

 

https://alteraforum.com/forum/attachment.php?attachmentid=14110&stc=1  

 

I don't known the reason for the din_ready gi low, is ut whether the input sop and valid problem, thanks
Preview file
25 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-25-2017 09:51 AM
196 Views

Hi Jiangsuren,  

 

The din_ready signal is a backpressure signal, it is normal to goes low whenever the IP is unable to receive more data. But it is abnormal if this signal keep de-asserted. If this is the case, you may also check whether the dout_signal also de-asserted because the problem may cause by downstream component.  

 

 

Best Regards, 

Terence 

 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.