FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

The source has a error signal of 6 bits, but the sink does not.

Altera_Forum
Honored Contributor II
907 Views

Hi, 

I am getting this error, can any one help....to overcome this error... 

 

error: triple_speed_ethernet_0.receive/data_pattern_checker_0.pattern_in: the source has a error signal of 6 bits, but the sink does not. 

 

AN483:Triple Speed Ethernet Data Path Reference Design 

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
65 Views

You are trying to connect two Avalon Streams that have a different size for the error signal. You need to insert an Avalon Stream Error Adapter between them.

Altera_Forum
Honored Contributor II
65 Views

Thank you,

Reply