FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6159 Discussions

There is problem in using Avalon MM Master read

Altera_Forum
Honored Contributor II
908 Views

I try to use avalon MM Master read. 

 

But there is one problem. 

 

"master_read" output can not be one. 

 

I attach two figure. 

 

One is modelsim wave test and the other is avalon MM Master setting. 

 

Thank you! 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12393&stc=1  

http://www.alteraforum.com/forum/attachment.php?attachmentid=12394&stc=1
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
95 Views

and do you also have the implementation? Seems that your signals gets assigned in a wrong way, which leads to an undefined state...

Reply