FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

There is problem in using Avalon MM Master read

Altera_Forum
Honored Contributor II
‎07-06-2016 12:15 AM
1,134 Views

I try to use avalon MM Master read. 

 

But there is one problem. 

 

"master_read" output can not be one. 

 

I attach two figure. 

 

One is modelsim wave test and the other is avalon MM Master setting. 

 

Thank you! 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12393&stc=1  

http://www.alteraforum.com/forum/attachment.php?attachmentid=12394&stc=1
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-11-2016 11:15 AM
321 Views

and do you also have the implementation? Seems that your signals gets assigned in a wrong way, which leads to an undefined state...

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.