FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

There is problem in using Avalon MM Master read

Altera_Forum
Honored Contributor II
885 Views

I try to use avalon MM Master read. 

 

But there is one problem. 

 

"master_read" output can not be one. 

 

I attach two figure. 

 

One is modelsim wave test and the other is avalon MM Master setting. 

 

Thank you! 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12393&stc=1  

http://www.alteraforum.com/forum/attachment.php?attachmentid=12394&stc=1
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
72 Views

and do you also have the implementation? Seems that your signals gets assigned in a wrong way, which leads to an undefined state...

Reply