- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The user guide from Altera is bad !
Who can teach me how to use the following inputs? local_address local_be local_burstbegin local_read_req local_write_req local_size local_wdata Who can show me a simple example that just write some data into the DDR2 and then read? The so-called user guide has just a lot of definitions, but no detailed examples!!! Thanks in advance!!!Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Why not to use SOPC/QSys and take out only Avalon-MM signals?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks, but I don't know anything about SOPC/QSYS, and I don't want to get more confused.....
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Well, the Avalon-MM bus is way much easier to work with, so I think it'd be better for You to check it out :)
Or if You really really don't want to use Avalon-MM, then download Avalon-MM memory master read/write examples. Those signals in Avalon-MM are probably the same as exported from the core generated by megawizard.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks again, but I really want someone can teach me how to use the high performance controller II directly.......
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
did you take a look at the timing diagrams?
http://www.altera.com/literature/hb/external-memory/emi_altmemphy_ref_timing_diagram.pdf- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
yes, I do look at the timing diagrams, but those diagrams are too "theoretical", I cannot produce the same diagrams in my quartus II.................
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In addition, those timing diagrams are separate read or write operation, if you write and then read the same DDR2, the timing is a different story....
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
run the example top simulation?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
okay, I will run the example and try to learn something from it..... does it really help the understanding?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I also have a question about avalon-mm port of DDR2 HPC-II.
What are settings for the following interface properties: 1. burstOnBurstBoundariesOnly 2. linewrapBursts I didn't find answers in Altera's External Memory Interface Handbook nor in the wiki mentioned in the post above.- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page