FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Totally confused by the DDR2 high performance controller II

Altera_Forum
Honored Contributor II
1,211 Views

The user guide from Altera is bad ! 

 

Who can teach me how to use the following inputs? 

local_address 

local_be 

local_burstbegin 

local_read_req 

local_write_req 

local_size 

local_wdata 

 

Who can show me a simple example that just write some data into the DDR2 and then read? 

 

The so-called user guide has just a lot of definitions, but no detailed examples!!! 

 

Thanks in advance!!!
0 Kudos
11 Replies
Altera_Forum
Honored Contributor II
254 Views

Why not to use SOPC/QSys and take out only Avalon-MM signals?

0 Kudos
Altera_Forum
Honored Contributor II
255 Views

thanks, but I don't know anything about SOPC/QSYS, and I don't want to get more confused.....

0 Kudos
Altera_Forum
Honored Contributor II
255 Views

Well, the Avalon-MM bus is way much easier to work with, so I think it'd be better for You to check it out :) 

 

Or if You really really don't want to use Avalon-MM, then download Avalon-MM memory master read/write examples. Those signals in Avalon-MM are probably the same as exported from the core generated by megawizard.
0 Kudos
Altera_Forum
Honored Contributor II
255 Views

Thanks again, but I really want someone can teach me how to use the high performance controller II directly.......

0 Kudos
Altera_Forum
Honored Contributor II
255 Views
0 Kudos
Altera_Forum
Honored Contributor II
255 Views

yes, I do look at the timing diagrams, but those diagrams are too "theoretical", I cannot produce the same diagrams in my quartus II.................

0 Kudos
Altera_Forum
Honored Contributor II
255 Views

In addition, those timing diagrams are separate read or write operation, if you write and then read the same DDR2, the timing is a different story....

0 Kudos
Altera_Forum
Honored Contributor II
255 Views

run the example top simulation?

0 Kudos
Altera_Forum
Honored Contributor II
255 Views

okay, I will run the example and try to learn something from it..... does it really help the understanding?

0 Kudos
Altera_Forum
Honored Contributor II
255 Views

I also have a question about avalon-mm port of DDR2 HPC-II. 

 

What are settings for the following interface properties: 

1. burstOnBurstBoundariesOnly  

2. linewrapBursts 

 

I didn't find answers in Altera's External Memory Interface Handbook nor in the wiki mentioned in the post above.
0 Kudos
Reply