FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Transciever tool kit

vkc
Beginner
183 Views
Hii, I am using stratix 4 device and altgx ip as a transciever channel. Is it possible to enable ADME(altera debug master end point) through altgx ip or any alternate method.
0 Kudos
2 Replies
CheePin_C_Intel
Employee
164 Views

Hi,


As I understand it, you have some inquiries related to using XCVR toolkit with the SIV device. For your information, the SIV ALTGX does not support the ADME like A10 devices. To use the toolkit with SIV XCVR, you would need to use the custom toolkit design from the following link:


https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/desig...


Note that the latest design version for SIV devices is Q13.0sp1. You would need to use the same Quartus version to ensure compatibility.

 

Please let me know if there is any concern. Thank you.


CheePin_C_Intel
Employee
128 Views

Hi,


As I understand it, it has been some time since I last heard from you. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.



Reply