FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Triple Speed Megacore Function does nothing

Honored Contributor II



-- first of all, sorry, if this is a double post, my first thread concerning this issue this evening somehow never appeared in the forum --- 


I am trying to get the Triple Speed MegaCore Function with PCS/PMA to come to life. I want to use the internal transceivers of my Cyclone V GX, which are hooked to 1000Base-X SFP modules, but at the moment, this things just sits there and does nothing. 


  1. I have instantiated a TSE MegaCore function in Qsys  

  2. I am clocking it with 125MHz, and  

  3. I have a VHDL component, that loops through the process of byte-by-byte latching a dummy ethernet frame into the tx_d
  4. The serial outputs and inputs are connected to the respective RX/TX outputs of the receiver banks.  


From what I have read, I do not have to set any registers to "enable" the TSEs, nor do I have to configure the transceiver blocks with the altgxb manually, nor do I need a reconfiguration controller, and thus, I do not have all this stuff. However, when I look into the signal tap analyzer (or look at the physical status LEDs on the board, that are connected to the respective pins), there is no indication of activity! 


Is there anything essential that I am missing? I will happily provide my design files, if someone wants to have a look at them. Also: if someone could send me a working example for using just the pcs / pma together with the gx transceivers on the cyclone v, i will literally send him / her a bottle of wine and some real swiss cheese to go with that, no matter where around the globe that is! 


Cheers, Peter
0 Kudos
2 Replies
Honored Contributor II

This isn't really much help, but: you might want to consider using the NIOS Ethernet Standard Design (http://www.altera.com/support/examples/nios2/exm-net-std-de.html) as a tool to finalize your TSE settings / initialization / etc. before trimming it all away until you're left with the TSE + your packet generator. The TSE driver software does have some initialization code, but it isn't clear how much of it is strictly necessary.

Honored Contributor II

Thanks... I was hoping I could get away with this without digging too deep. At least, this is how they advertise it. It's the first time I am using any "sophisticated" Altera IP, and I already feel it was a bad choice since it's documented so strangely...