FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

Triple speed ethernet 7.2 with Scatter-Gather DMA controller

Altera_Forum
Honored Contributor II
‎12-07-2007 04:50 AM
1,301 Views

I try to connect the output of the TSE to the SGDMA's Avalon Streaming Sink in by SOPC 

But 

I got an error like that altera_ethernet.receive/sgdma.in: The source has a error signal of 6 bits, but the sink does not. 

 

What does that mean? how can I should this error?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-11-2007 03:09 PM
422 Views

Seems like the source of your TSE has a error signal which is 6bit wide. So you need to configure your SGDMA to also have a error signal which is 6bit wide. 

Just edit your SGDMA component, there is a field where you can configure the sink error width. 

Hope this helps, i am still a beginner at this. 

 

Flo
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-12-2008 10:30 AM
422 Views

Yes it is right, TSE has 1 bit error at tx path and 6 bit error at rx path. You need to configure the tx path sgdma (memory to stream) and rx path sgdma (stream to memory) with 1 bit and 6 bit of error width each

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.