FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Tse mac buffers


We are using TSE mac in our design. The tx&rx buffer depths have default values as 2048x32 bits. I am looking for one clarification which I couldn't find in the documentation. 

Packet in these buffers, are they kept in 1500 byte boundary? If the packet size is 64 byte how many packets can be store in rx FIFO



0 Kudos
0 Replies