FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Tse mac buffers

ARS00
Beginner
‎10-09-2021 06:38 AM
618 Views

We are using TSE mac in our design. The tx&rx buffer depths have default values as 2048x32 bits. I am looking for one clarification which I couldn't find in the documentation. 

Packet in these buffers, are they kept in 1500 byte boundary? If the packet size is 64 byte how many packets can be store in rx FIFO

 

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.