FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

UART Core not responding on RXD events (Modelsim ASE)

Altera_Forum
Honored Contributor II
844 Views

I'm trying to simulate a simple Qsys system with a UART Core (without flow control) in Modelsim ASE environment.  

 

I modified the self-generated testbench of my top-level Qsys system to realize a loopback between RXD and TXD, the only signals of the exported conduit interface of the core. 

 

The software simply writes a char and expects to receive it back on RXD (I'm accessing UART Core through common HAL API): this happens correctly on hardware (DE1 board), but doesn't at all in simulation. Here, I can see the correct RXD input of the Qsys system, but UART core doesn't do anything after having received it (so the program execution remains stuck at the "scanf" line). 

 

I'm attaching my simple test design as a reference. I'm using Quartus II v11.0 design suite. 

 

Thank you for any help you can give me. 

 

Regards, 

Lorenzo 

 

P.S.: I would also appreciate any suggestions on how to activate the interactive input/output window on Modelsim, for communication with UART Core or even the JTAG UART Core. I tried to set this functionality while istantiating my UART/JTAG UART Core in Qsys but I wasn't able to use it and I couldn't find any alias command for opening the interactive window in the self-generated TCL simulation script, so I thought this is a legacy thing no more available on Qsys.
0 Kudos
0 Replies
Reply