- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I just upgraded to Quartus 10.1 and regenerated my Uniphy DDR3 controller cores. Now I get hold timing errors on the memphy_leveling_clk domain. Does anybody else see this problem? Any ideas what to tweak to get this fixed? Thanks MartinLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Got it fixed. For others having the same problem: You need to ensure (using assignments) the memphy pll clocks are routed using global clocks. If the Fitter picks regional clocks the hold slack worsens by about 300ps.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page