FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Uniphy DDR3 controller hold issue with Q10.1

Altera_Forum
Honored Contributor II
762 Views

Hi, 

 

I just upgraded to Quartus 10.1 and regenerated my Uniphy DDR3 controller cores. Now I get hold timing errors on the memphy_leveling_clk domain. Does anybody else see this problem? Any ideas what to tweak to get this fixed? 

 

Thanks 

Martin
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
72 Views

Got it fixed. For others having the same problem: You need to ensure (using assignments) the memphy pll clocks are routed using global clocks. If the Fitter picks regional clocks the hold slack worsens by about 300ps.

Reply