FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Unresolved module

Honored Contributor II

Hi All, 


1. I created a new custom megafunction variation ALTPLL and created a Verilog HDL file (e.g. ALPLL0.v and ALPLL0_0002.v). 


2. I tried to compile the Verilog HDL file using VCS. 


3. I encountered an error regarding Unresolved module pointing to altera_pll.v inside ALPLL0_0002.v. 


Question: Do I still need to add a path to resolve this? Or I' am missing something during creation of new custom megafunction variation? 


BTW I'am using Arria V 


Many Thanks in advance, 

FPGA Newbie
0 Kudos
0 Replies