FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5919 Discussions

Verification on application of FFT ip core

Altera_Forum
Honored Contributor II
819 Views

I'm working on an application that involves using an FFT of an analog signal. I am using the Cyclone V starter kit. 

 

To clarify, the analog signal is fed into on-board ADC and generates a 12-bit output. I wire these up in the relevant on-board input terminals. 

My Verilog code should store these digital input values into registers and assign them as inputs to "fft_real_in[16:0]" used here as well as the other required inputs (like clk, reset, etc): https://www.altera.com/support/support-resources/design-examples/design-software/verilog/ver-fft-32k... 

The final output I want from the FFT core will be stored in "fft_real_out[16:0]" and I can use the data freely. 

 

Did I get the concept right?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
83 Views

12bits input to fft requires fft input to be 12 bits (not more).  

Your fft output is both real and imaginary and choose the width you need. you will need scaling if you use Altera's block floating point architecture. 

you will need define start/end of frame and valid signals
Reply