FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6463 Discussions

Verilog - Digital Design Help!!!

Altera_Forum
Honored Contributor II
‎08-03-2011 08:28 PM
1,064 Views

I am working on a de-serial Design IP module, and I have to collect information into a single register containing Header + Message + CRC. I am receiving serial data which will bean header of 8 bits and depending on my header bit there is a decoder which decides the length of each message and if CRC is enabled then then it might also follow by CRC bits(no lengths specified). I have to fix these variable (Header + Message + CRC) into a single register each will be of different lengths. So I am confused that how do I make a variable length register which can hold different lengths of (Header + Message + CRC).  

I do not want any padding bits as the messages of longer lengths are less and more messages are of shorter length which will just increase the memory size. 

I will later on add time stamp into this to make it unique. Please Help!!!!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-04-2011 08:03 PM
247 Views

Does it need to be stored as a wide register? Normally you just deserialize the packet into memory and parse the data out from there.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.