FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Verilog basics - isolating a bit in a sum

Altera_Forum
Honored Contributor II
754 Views

Inside an always statement: 

 

c <= a + b; 

s <= c[7]; 

 

What if I wanted to do: 

s <= (a+b)[7]; 

 

It does not work as such (compiler error), but it'd be convenient in that I do not want to store the result in a register and waste a clock cycle. 

 

Is there a way to do something like this? 

 

Thanks.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
66 Views

You can simply define s as a wire and use an assign statement

Altera_Forum
Honored Contributor II
66 Views

Huh that makes sense. 

 

Thanks!
Reply