FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6669 Discussions

Viterbi BER Test

Altera_Forum
Honored Contributor II
‎06-24-2008 09:14 PM
1,169 Views

Here is a model that I built to compare Altera's BER Performance to Simulink's... (version 7.2)...  

 

Notes:  

 

1. The BPSK Soft Demod block is different for Simulink and Altera because Altera's and Simulink's Viterbi cores use different soft encoding scheme. 

2. Block diagram and BER curve are attached as well...
multiple-attachments.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.