FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

What does the C4 GX reconfig block do ?

Altera_Forum
Honored Contributor II
‎04-23-2012 04:06 AM
1,303 Views

Ans how do I know it's working ? I just implemented a design using 

the 1000base-X/PCS/PMA module only and it works without the  

reconfig block, although unreliably. I added a reconfig block, using Mega Wizard, and it won't work at all.  

 

So what's the determing factor for using the reconfig block & how do I 

verify it's doing what it should ?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-23-2012 05:46 AM
521 Views

A bit offtopic: maybe You've implemented Ethernet for SFP module? 

 

Reconfig block should reconfig the PLL values and the transceiver itself. E.g. Your link changes speed from 1GbE to 100Mbps.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-23-2012 07:23 AM
521 Views

No, I enabled the sgmii bridge so it's not 1000base-X. Reconfig does not 

change the link speed from 125Mhz( Gb) to 25Mhz( 100Mb ). In sgmii 

mode, the IP core stays at 125Mhz output clock but with gating signals 

if the link is 100Mb or 10Mb.  

 

Reconfig should be adjusting the analog settings although there's no 

info on what it's doing.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.