What is Address Input in avalon UART IP?

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

What is Address Input in avalon UART IP?

907 Views

I want to use UART IP in Qsys. While going through the signal discription I found 3 bit address input. What is it?

Is there any document that I can refer to get the details of the same?

http://www.alteraforum.com/forum/attachment.php?attachmentid=10668&stc=1

21 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.