FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5951 Discussions

What is the simplest way to implement a memory interface on the MAX 10?

JPott5
Novice
247 Views

My FPGA design reads serial data from a number of serial interfaces, packages it up and needs to make it available to a separate micro controller via an 8 bit parallel bus. What is the best way to do this?

 

0 Kudos
1 Reply
BoonT_Intel
Moderator
124 Views

Hello Sir,

 

Do you mean memory interface like DDR3, DDR2? If yes, you may refer to the EMIF User guide to the implementation.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_emi.pdf

 

By the way, if the require memory density is not much, then you can consider the on-chip memory.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-memory...

Reply