FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

What's the difference between area sequencer optimization and performance in qdr II

Altera_Forum
Honored Contributor II
813 Views

What's the difference between area sequencer optimization and performance in qdr II IP. 

The same qsys project, when using Performance(Nios II-based Sequencer), the timing is good, but when using Area(RTL Sequencer), the timing is bad. 

 

What puzzles me is how sequencer affects project timing?
0 Kudos
0 Replies
Reply