FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Why does the Clipper MegaCore Function have limitations on minimum frame width and height?

RSher11
Beginner
‎05-18-2020 12:09 PM
783 Views

Why does the Clipper MegaCore Function have limitations on minimum frame width and height? Minimum image width is equal to 32 pixel. Minimum image height has the same limitation.

0 Kudos

Link Copied

2 Replies
Vivek_G_Intel
Employee
‎05-18-2020 12:23 PM
735 Views

The original Avalon-ST Video protocol mandates 32x32 as the minimum frame size. This limit feels arbitrary but there is actually a technical reason for it. The first round of video IP was built with a HLS compiler that wouldn't pipeline loops if they did not have a minimum number of iterations.

0 Kudos
Copy link
RSher11
Beginner
‎05-18-2020 02:07 PM
735 Views
In response to Vivek_G_Intel

Thank you for your answer

In response to Vivek_G_Intel
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.