FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

asmiblock documentation

TR4
Beginner
‎03-18-2021 06:52 AM
803 Views

 When generating the "ASMI Parallel II Intel FPGA IP", there is an option to not include the ASMIBLOCK:

"Disable dedicated Active Serial interface" = "Routes the ASMIBLOCK signals to the top level of your design."

 

Is cyclone10gx_asmiblock documented anywhere? Having the option implies that you can instantiate the ASMIBLOCK outside of the IP, but I can't find documentation on the block itself.

0 Kudos

Link Copied

1 Reply
JohnT_Intel
Employee
‎03-18-2021 05:59 PM
771 Views

Hi,


If you are not using the dedicated ASMI block, then it will generate a soft IP that you can connect to the GPIO pin. Please be aware that the flash connected to non dedicated ASMI block cannot be used for configuration.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.