FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

asmiblock documentation

TR4
Beginner
166 Views

 When generating the "ASMI Parallel II Intel FPGA IP", there is an option to not include the ASMIBLOCK:

"Disable dedicated Active Serial interface" = "Routes the ASMIBLOCK signals to the top level of your design."

 

Is cyclone10gx_asmiblock documented anywhere? Having the option implies that you can instantiate the ASMIBLOCK outside of the IP, but I can't find documentation on the block itself.

0 Kudos
1 Reply
JohnT_Intel
Employee
134 Views

Hi,


If you are not using the dedicated ASMI block, then it will generate a soft IP that you can connect to the GPIO pin. Please be aware that the flash connected to non dedicated ASMI block cannot be used for configuration.


Reply