FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5916 Discussions

board setting for DDR2 HP core

Honored Contributor II

Hi all, 

When I use DDR2 HP core, I find there is page for board setting include ck/ck# slew rate, addr/command slew rate, DQS/DQS# slew rate, DQ slew rate. 

How can I know these parameters?  

If I don't change these parameters when I generate DDR2 HP core(use the default value provided by altera), my DDR2 HP core can work or not? 



0 Kudos
0 Replies